計算機架構與系統實驗室

Computer Architecture and System Laboratory

使用者工具

網站工具


member:jay

差異處

這裏顯示兩個版本的差異處。

連向這個比對檢視

Both sides previous revision 前次修改
下次修改
前次修改
member:jay [2015/05/22 15:58]
jay [Presentation]
member:jay [2017/10/22 15:55] (目前版本)
jay [Chen-Chieh Wang (王振傑)]
行 3: 行 3:
 {{:member:jay:jay_photo_2014.jpg|}} {{:member:jay:jay_photo_2014.jpg|}}
  
-**Chen-Chieh Wang** received the M.S. and Ph.D. degrees, both in computer and communication engineering from the National Cheng-Kung University, Tainan, Taiwan, in 2005 and 2013, respectively. From 2008 to 2011, he was an adjunct instructor with Department of Electrical Engineering, Feng-Chia University, Taichung, Taiwan. He is currently an R&D engineer at Information and Communications Research Laboratories (ICL), Industrial Technology Research Institute (ITRI), Hsinchu, Taiwan. His research interests include computer architecture, computer network, network security, heterogeneous system architecture (HSA), and electronic system level (ESL) design.+**Chen-Chieh (Jay) Wang** received the M.S. and Ph.D. degrees, both in computer and communication engineering from the National Cheng-Kung University, Tainan, Taiwan, in 2005 and 2013, respectively. From 2008 to 2011, he was an adjunct instructor with Department of Electrical Engineering, Feng-Chia University, Taichung, Taiwan. From 2013 to 2017, he was an R&D engineer at Information and Communications Research Laboratories (ICL), Industrial Technology Research Institute (ITRI), Hsinchu, Taiwan. He is currently an senior engineer at MediaTek, Hsinchu, Taiwan. His research interests include computer architecture, computer network, network security, heterogeneous system architecture (HSA), and electronic system level (ESL) design.
 \\  \\ 
 \\  \\ 
行 20: 行 20:
  
 ==== ◎ Conference Paper ==== ==== ◎ Conference Paper ====
 +  -  Yun-Chi Huang, Kuan-Chieh Hsu, Wan-shan Hsieh, __Chen-Chieh Wang__, Chia-Han Lu, and Chung-Ho Chen, \\ **{{research:caslab_2016_cnf_01.pdf|Dynamic SIMD Re-convergence with Paired-Path Comparison }}**, \\ in the 2016 //IEEE International Symposium on Circuits and Systems (ISCAS)//, \\ May 23-25, 2016, Montreal, Canada. \\ \\
   -  __Chen-Chieh Wang__, Sheng-Hsin Lo, Yao-Ning Liu, and Chung-Ho Chen,\\ **{{research:caslab_2012_cnf_02.pdf|NetVP: A System-Level NETwork Virtual Platform for Network Accelerator Development}}**,\\ in the //IEEE International Symposium on Circuits and Systems (ISCAS)//,\\ May 20-23, 2012, Seoul, Korea.\\ \\    -  __Chen-Chieh Wang__, Sheng-Hsin Lo, Yao-Ning Liu, and Chung-Ho Chen,\\ **{{research:caslab_2012_cnf_02.pdf|NetVP: A System-Level NETwork Virtual Platform for Network Accelerator Development}}**,\\ in the //IEEE International Symposium on Circuits and Systems (ISCAS)//,\\ May 20-23, 2012, Seoul, Korea.\\ \\ 
   - __Chen-Chieh Wang__ and Chung-Ho Chen,\\ **An Optimized Cryptographic Processing Unit for IPsec Processors**,\\ in the //26th International Technical Conference on Circuits/Systems, Computers and Communications (ITC-CSCC)//, June 19-22, 2011, Gyeongju, Korea.\\ \\    - __Chen-Chieh Wang__ and Chung-Ho Chen,\\ **An Optimized Cryptographic Processing Unit for IPsec Processors**,\\ in the //26th International Technical Conference on Circuits/Systems, Computers and Communications (ITC-CSCC)//, June 19-22, 2011, Gyeongju, Korea.\\ \\ 
行 39: 行 40:
 <html> <html>
 <iframe src="http://www.slideshare.net/ChenChiehJayWang/slideshelf" width="490px" height="470px" frameborder="0" marginwidth="0" marginheight="0" scrolling="no" style="border:none;" allowfullscreen webkitallowfullscreen mozallowfullscreen></iframe> <iframe src="http://www.slideshare.net/ChenChiehJayWang/slideshelf" width="490px" height="470px" frameborder="0" marginwidth="0" marginheight="0" scrolling="no" style="border:none;" allowfullscreen webkitallowfullscreen mozallowfullscreen></iframe>
 +</html>
 \\ \\
 \\ \\
- 
  
 ====== Teaching Experience ====== ====== Teaching Experience ======
member/jay.1432310299.txt.gz · 上一次變更: 2015/05/22 15:58 由 jay