

Chapter 3

Arithmetic for Computers (Part 1)

王振傑 (Chen-Chieh Wang)
ccwang@mail.ee.ncku.edu.tw

Computer Organization and Architecture, Fall 2010

Outline

- 3.1 Introduction
- 3.2 Addition and Subtraction
- C.5 Constructing a Basic Arithmetic Logic Unit
- C.6 Faster Addition: Carry Lookahead


Arithmetic

Where we've been:

- System Software
- Instruction Set Architecture (ISA)
- Instructions (arithmetic, logic, load/store, branch)
 - Assembly Language
 - Machine Language

What's up ahead:

- Implementing the Architecture



3

Computer Organization and Architecture, Fall 2010

Arithmetic for Computers

Operations on integers

- Addition and subtraction
- Multiplication and division
- Dealing with overflow

Floating-point real numbers

- Representation and operations

4

Computer Organization and Architecture, Fall 2010

Outline

- 3.1 Introduction
- 3.2 Addition and Subtraction**
- C.5 Constructing a Basic Arithmetic Logic Unit
- C.6 Faster Addition: Carry Lookahead

Addition & Subtraction

- ✦ Just like in grade school (carry/borrow 1s)

$$\begin{array}{r}
 0111 \\
 + 0110 \\
 \hline
 \end{array}
 \qquad
 \begin{array}{r}
 0111 \\
 - 0110 \\
 \hline
 \end{array}
 \qquad
 \begin{array}{r}
 0110 \\
 - 0101 \\
 \hline
 \end{array}$$

- ✦ Two's complement operations easy
 - subtraction using addition of negative numbers

$$\begin{array}{r}
 0111 \\
 + 1010 \\
 \hline
 \end{array}$$

- ✦ Overflow (result too large for finite computer word):

- e.g., adding two n-bit numbers does not yield an n-bit number


$$\begin{array}{r}
 0111 \\
 + 0001 \\
 \hline
 1000
 \end{array}
 \qquad
 \textit{note that overflow term is somewhat misleading,}$$

it does not mean a carry "overflowed"

The maximum value in a 4-bit signed number is 7.

Detecting Overflow

- ⊕ No overflow when adding a positive and a negative number
- ⊕ No overflow when signs are the same for subtraction
- ⊕ Overflow occurs when the value affects the sign:
 - overflow when adding two positives yields a negative
 - or, adding two negatives gives a positive
 - or, subtract a negative from a positive and get a negative
 - or, subtract a positive from a negative and get a positive



7

Effects of Overflow

- ⊕ An exception (interrupt) occurs
 - Control jumps to predefined address for exception
 - Interrupted address is saved for possible resumption
- ⊕ Details based on software system / language
 - example: flight control vs. homework assignment
- ⊕ Don't always want to detect overflow
 - new MIPS instructions: `addu`, `addiu`, `subu`

note: addiu still sign-extends!

note: sltu, sltiu for unsigned comparisons

8


Outline

- 3.1 Introduction
- 3.2 Addition and Subtraction
- C.5 Constructing a Basic Arithmetic Logic Unit**
- C.6 Faster Addition: Carry Lookahead

Logic Gate and MUX

⊕ Functionally complete : AND, OR, NOT.

1. AND gate ($c = a \cdot b$)



a	b	$c = a \cdot b$
0	0	0
0	1	0
1	0	0
1	1	1

2. OR gate ($c = a + b$)




a	b	$c = a + b$
0	0	0
0	1	1
1	0	1
1	1	1

3. Inverter ($c = \bar{a}$)



a	$c = \bar{a}$
0	1
1	0

4. Multiplexor
(if $d = 0$, $c = a$;
else $c = b$)



d	c
0	a
1	b

Review: Boolean Algebra & Gates


- ✦ Problem: Consider a logic function with three inputs: A, B, and C.
 - Output D is true if at least one input is true
 - Output E is true if exactly two inputs are true
 - Output F is true only if all three inputs are true
- ✦ Show the truth table for these three functions.
- ✦ Show the Boolean equations for these three functions.
- ✦ Show an implementation consisting of inverters, AND, and OR gates.

Arithmetic Logic Unit (ALU)

- ✦ Not easy to decide the “best” way to build something
 - Don't want too many inputs to a single gate
 - Don't want to have to go through too many gates
 - for our purposes, ease of comprehension is important
- ✦ Let's look at a 1-bit ALU :
 - How could we build a 1-bit ALU for **add**, **and**, and **or** ?
 - How could we build a 32-bit ALU?


1-bit logical unit for AND and OR

⊕ Operation is from the control unit.



1-bit Adder


Inputs			Outputs		Comments
a	b	CarryIn	CarryOut	Sum	
0	0	0	0	0	$0 + 0 + 0 = 00_{two}$
0	0	1	0	1	$0 + 0 + 1 = 01_{two}$
0	1	0	0	1	$0 + 1 + 0 = 01_{two}$
0	1	1	1	0	$0 + 1 + 1 = 10_{two}$
1	0	0	0	1	$1 + 0 + 0 = 01_{two}$
1	0	1	1	0	$1 + 0 + 1 = 10_{two}$
1	1	0	1	0	$1 + 1 + 0 = 10_{two}$
1	1	1	1	1	$1 + 1 + 1 = 11_{two}$



$$\text{Sum} = a \oplus b \oplus \text{CarryIn}$$


$$\text{CarryOut} = a \cdot b + b \cdot \text{CarryIn} + a \cdot \text{CarryIn}$$

Building a 32-bit ALU




What about subtraction ($a - b$) ?

- ✦ Two's complement approach: just negate b and add.
- ✦ How do we negate?
- ✦ A very clever solution:



Adding a NOR function

- ✦ Can also choose to invert a. How do we get “a NOR b” ?
(Hint: DeMorgan’s theorem)



17

Computer Organization and Architecture, Fall 2010


Tailoring the ALU to the MIPS

- ✦ Need to support the set-on-less-than instruction (slt)
 - remember: slt is an arithmetic instruction
 - produces a 1 if $rs < rt$ and 0 otherwise
 - use subtraction: $(a-b) < 0$ implies $a < b$
- ✦ Need to support test for equality (beq \$t5, \$t6, \$t7)
 - use subtraction: $(a-b) = 0$ implies $a = b$


18

Computer Organization and Architecture, Fall 2010

Supporting slt




Use this ALU for most significant bit




all other bits

Supporting slt



Test for equality



Notice control lines:


- 0000 = and
- 0001 = or
- 0010 = add
- 0110 = subtract
- 0111 = slt
- 1100 = NOR

Note: zero is a 1 when the result is zero!

ALU Symbol

- a, b, Result, are buses for data
- ALU operation are control signals
- Zero, Carryout, Overflow are status signals.

ALU control lines	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	set on less than
1100	NOR



Conclusion

- ✦ We can build an ALU to support the MIPS instruction set
 - key idea: use **multiplexor** to select the output we want
 - we can efficiently perform **subtraction** using **two's complement**
 - we can replicate a 1-bit ALU to produce a 32-bit ALU

- ✦ Important points about hardware
 - all of the gates are always working
 - the speed of a gate is affected by the number of inputs to the gate
 - the speed of a circuit is affected by the number of gates in series (on the "**critical path**" or the "deepest level of logic")

- ✦ Our primary focus: comprehension, however,
 - clever changes to organization can improve performance (similar to using better algorithms in software)
 - we'll look at two examples for addition and multiplication

23

Computer Organization and Architecture, Fall 2010

Outline

- 3.1 Introduction
- 3.2 Addition and Subtraction
- C.5 Constructing a Basic Arithmetic Logic Unit
- C.6 Faster Addition: Carry Lookahead**

24

Computer Organization and Architecture, Fall 2010

Problem: ripple carry adder is slow

- ✦ Is a 32-bit ALU as fast as a 1-bit ALU?
- ✦ Is there more than one way to do addition?
 - two extremes: **ripple carry** and **sum-of-products**

Can you see the ripple? How could you get rid of it?

$$\begin{aligned}
 c_1 &= b_0c_0 + a_0c_0 + a_0b_0 \\
 c_2 &= b_1c_1 + a_1c_1 + a_1b_1 & c_2 &= \\
 c_3 &= b_2c_2 + a_2c_2 + a_2b_2 & c_3 &= \\
 c_4 &= b_3c_3 + a_3c_3 + a_3b_3 & c_4 &=
 \end{aligned}$$

Not feasible! Why?

Carry-Lookahead Adder (CLA)

- ✦ An approach in-between our two extremes
- ✦ Motivation:
 - If we didn't know the value of carry-in, what could we do?
 - When would we always generate a carry? $g_i = a_i b_i$
 - When would we propagate the carry? $p_i = a_i + b_i$
- ✦ Did we get rid of the ripple?

$$\begin{aligned}
 c_1 &= g_0 + p_0c_0 \\
 c_2 &= g_1 + p_1c_1 & c_2 &= \\
 c_3 &= g_2 + p_2c_2 & c_3 &= \\
 c_4 &= g_3 + p_3c_3 & c_4 &=
 \end{aligned}$$

Principle: Generate, Propagate

⚡ Analogy


$$c_1 = g_0 + (p_0 \cdot c_0)$$

$$c_2 = g_1 + (p_1 \cdot g_0) + (p_1 \cdot p_0 \cdot c_0)$$

$$c_3 = g_2 + (p_2 \cdot g_1) + (p_2 \cdot p_1 \cdot g_0) + (p_2 \cdot p_1 \cdot p_0 \cdot c_0)$$


$$c_4 = g_3 + (p_3 \cdot g_2) + (p_3 \cdot p_2 \cdot g_1) + (p_3 \cdot p_2 \cdot p_1 \cdot g_0) + (p_3 \cdot p_2 \cdot p_1 \cdot p_0 \cdot c_0)$$

- ⚡ C4 is computed once inputs (a0~a3, b0~b3, and c0) are valid.




Use hierarchy to build a bigger adder

- ⚡ Can't build a 16 bit adder this way ... (too big)
- ⚡ Could use ripple carry of 4-bit CLA adders
- ⚡ Better: use the CLA principle again!



Second Level of Abstraction: CLA

- ✦ Reuse the same principle in second level



$$P0 = p3 \cdot p2 \cdot p1 \cdot p0$$

$$P1 = p7 \cdot p6 \cdot p5 \cdot p4$$

$$P2 = p11 \cdot p10 \cdot p9 \cdot p8$$

$$P3 = p15 \cdot p14 \cdot p13 \cdot p12$$

$$G0 = g3 + (p3 \cdot g2) + (p3 \cdot p2 \cdot g1) + (p3 \cdot p2 \cdot p1 \cdot g0)$$

$$G1 = g7 + (p7 \cdot g6) + (p7 \cdot p6 \cdot g5) + (p7 \cdot p6 \cdot p5 \cdot g4)$$

$$G2 = g11 + (p11 \cdot g10) + (p11 \cdot p10 \cdot g9) + (p11 \cdot p10 \cdot p9 \cdot g8)$$

$$G3 = g15 + (p15 \cdot g14) + (p15 \cdot p14 \cdot g13) + (p15 \cdot p14 \cdot p13 \cdot g12)$$

Second Level Equation

- ✦ The same principle as in the first level is used.
- ✦ The result of the second level is computed as soon as its inputs are valid.

$$C1 = G0 + (P0 \cdot c0)$$

$$C2 = G1 + (P1 \cdot G0) + (P1 \cdot P0 \cdot c0)$$

$$C3 = G2 + (P2 \cdot G1) + (P2 \cdot P1 \cdot G0) + (P2 \cdot P1 \cdot P0 \cdot c0)$$

$$C4 = G3 + (P3 \cdot G2) + (P3 \cdot P2 \cdot G1) + (P3 \cdot P2 \cdot P1 \cdot G0) + (P3 \cdot P2 \cdot P1 \cdot P0 \cdot c0)$$

EXAMPLE**Both Levels of the Propagate and Generate**

Determine the g_i , p_i , P_i , and G_i values of these two 16-bit numbers:

$$\begin{array}{r} a: \quad 0001\ 1010\ 0011\ 0011_{\text{two}} \\ b: \quad 1110\ 0101\ 1110\ 1011_{\text{two}} \end{array}$$

Also, what is CarryOut15 (C_4)?

ANSWER

Aligning the bits makes it easy to see the values of generate g_i ($a_i \cdot b_i$) and propagate p_i ($a_i + b_i$):

$$\begin{array}{r} a: \quad 0001\ 1010\ 0011\ 0011 \\ b: \quad 1110\ 0101\ 1110\ 1011 \\ g_i: \quad 0000\ 0000\ 0010\ 0011 \\ p_i: \quad 1111\ 1111\ 1111\ 1011 \end{array}$$

where the bits are numbered 15 to 0 from left to right. Next, the “super” propagates (P_3, P_2, P_1, P_0) are simply the AND of the lower-level propagates:

$$P_3 = 1 \cdot 1 \cdot 1 \cdot 1 = 1$$

$$P_2 = 1 \cdot 1 \cdot 1 \cdot 1 = 1$$

$$P_1 = 1 \cdot 1 \cdot 1 \cdot 1 = 1$$

$$P_0 = 1 \cdot 0 \cdot 1 \cdot 1 = 0$$

(Cont.)

31

Computer Organization and Architecture, Fall 2010

ANSWER

The “super” generates are more complex, so use the following equations:

$$\begin{aligned} G_0 &= g_3 + (p_3 \cdot g_2) + (p_3 \cdot p_2 \cdot g_1) + (p_3 \cdot p_2 \cdot p_1 \cdot g_0) \\ &= 0 + (1 \cdot 0) + (1 \cdot 0 \cdot 1) + (1 \cdot 0 \cdot 1 \cdot 1) = 0 + 0 + 0 + 0 = 0 \end{aligned}$$

$$\begin{aligned} G_1 &= g_7 + (p_7 \cdot g_6) + (p_7 \cdot p_6 \cdot g_5) + (p_7 \cdot p_6 \cdot p_5 \cdot g_4) \\ &= 0 + (1 \cdot 0) + (1 \cdot 1 \cdot 1) + (1 \cdot 1 \cdot 1 \cdot 0) = 0 + 0 + 1 + 0 = 1 \end{aligned}$$

$$\begin{aligned} G_2 &= g_{11} + (p_{11} \cdot g_{10}) + (p_{11} \cdot p_{10} \cdot g_9) + (p_{11} \cdot p_{10} \cdot p_9 \cdot g_8) \\ &= 0 + (1 \cdot 0) + (1 \cdot 1 \cdot 0) + (1 \cdot 1 \cdot 1 \cdot 0) = 0 + 0 + 0 + 0 = 0 \end{aligned}$$

$$\begin{aligned} G_3 &= g_{15} + (p_{15} \cdot g_{14}) + (p_{15} \cdot p_{14} \cdot g_{13}) + (p_{15} \cdot p_{14} \cdot p_{13} \cdot g_{12}) \\ &= 0 + (1 \cdot 0) + (1 \cdot 1 \cdot 0) + (1 \cdot 1 \cdot 1 \cdot 0) = 0 + 0 + 0 + 0 = 0 \end{aligned}$$

Finally, CarryOut15 is

$$\begin{aligned} C_4 &= G_3 + (P_3 \cdot G_2) + (P_3 \cdot P_2 \cdot G_1) + (P_3 \cdot P_2 \cdot P_1 \cdot G_0) \\ &\quad + (P_3 \cdot P_2 \cdot P_1 \cdot P_0 \cdot c_0) \\ &= 0 + (1 \cdot 0) + (1 \cdot 1 \cdot 1) + (1 \cdot 1 \cdot 1 \cdot 0) + (1 \cdot 1 \cdot 1 \cdot 0 \cdot 0) \\ &= 0 + 0 + 1 + 0 + 0 = 1 \end{aligned}$$

Hence there is a carry out when adding these two 16-bit numbers.

32

Computer Organization and Architecture, Fall 2010