Chapter 3 Arithmetic for Computers (Part 1)

王振傑 (Chen-Chieh Wang) ccwang@mail.ee.ncku.edu.tw

Computer Organization and Architecture, Fall 2010

Outline

3.1 Introduction

- 3.2 Addition and Subtraction
- C.5 Constructing a Basic Arithmetic Logic Unit
- C.6 Faster Addition: Carry Lookahead

Department of Electrical Engineering, Feng-Chia University

Arithmetic

Where we've been:

- System Software
- Instruction Set Architecture (ISA)
- > Instructions (arithmetic, logic, load/store, branch)
 - Assembly Language
 - Machine Language

What's up ahead:

Implementing the Architecture



3 Computer Organization and Architecture, Fall 2010

Department of Electrical Engineering, Feng-Chia University

Arithmetic for Computers

- Operations on integers
 - Addition and subtraction
 - Multiplication and division
 - Dealing with overflow

Floating-point real numbers

Representation and operations

Outline

- 3.1 Introduction
- 3.2 Addition and Subtraction
- C.5 Constructing a Basic Arithmetic Logic Unit
- C.6 Faster Addition: Carry Lookahead

Computer Organization and Architecture, Fall 2010

Addition & Subtraction

Just like in grade scho	ool (carry/borro	ow 1s)
0111	0111	0110
+ 0110	- 0110	- 0101

Two's complement operations easy

> subtraction using addition of negative numbers

	0111	
+	1010	

Overflow (result too large for finite computer word):

۶	e.g., adding two n	-bit numbers d	loes not y	ield an	n-bit nun	ıber
	0111					
	0 0 0 1		<i>(</i> 1			, ,

+ 0001	note that overflow term is somewhat misleading,
1000	it does not mean a carry "overflowed"

The maximum value in a 4-bit signed number is 7.

Detecting Overflow

- No overflow when adding a positive and a negative number
- No overflow when signs are the same for subtraction
- Overflow occurs when the value affects the sign:
 - > overflow when adding two positives yields a negative
 - > or, adding two negatives gives a positive
 - > or, subtract a negative from a positive and get a negative
 - > or, subtract a positive from a negative and get a positive



Computer Organization and Architecture, Fall 2010

7

Effects of Overflow

An exception (interrupt) occurs

- > Control jumps to predefined address for exception
- > Interrupted address is saved for possible resumption

Details based on software system / language

> example: flight control vs. homework assignment

Don't always want to detect overflow

> new MIPS instructions: addu, addiu, subu

note: addiu still sign-extends!
note: sltu, sltiu for unsigned comparisons

Outline

- 3.1 Introduction
- 3.2 Addition and Subtraction
- C.5 Constructing a Basic Arithmetic Logic Unit
- C.6 Faster Addition: Carry Lookahead

9 Computer Organization and Architecture, Fall 2010

Text Book : C-4 ~ C-20

Logic Gate and MUX

Functionally complete : AND, OR, NOT.



Department of Electrical Engineering, Feng-Chia University

Review: Boolean Algebra & Gates

Problem: Consider a logic function with three inputs: A, B, and C.

Output D is true if at least one input is true Output E is true if exactly two inputs are true Output F is true only if all three inputs are true

- Show the truth table for these three functions.
- Show the Boolean equations for these three functions.
- Show an implementation consisting of inverters, AND, and OR gates.

11 Computer Organization and Architecture, Fall 2010

Text Book : C-26 ~ C-27

Arithmetic Logic Unit (ALU)

- Not easy to decide the "best" way to build something
 - Don't want too many inputs to a single gate
 - Don't want to have to go through too many gates
 - for our purposes, ease of comprehension is important
- Let's look at a 1-bit ALU :
 - > How could we build a 1-bit ALU for add, and, and or ?
 - ➢ How could we build a 32-bit ALU?

1-bit logical unit for AND and OR

Operation is from the control unit.



13 Computer Organization and Architecture, Fall 2010

Text Book : C-27 ~ C-28

1-bit Adder

Inputs		Outputs			
a	b	CarryIn	CarryOut	Sum	Comments
0	0	0	0	0	$0 + 0 + 0 = 00_{two}$
0	0	1	0	1	$0 + 0 + 1 = 01_{two}$
0	1	0	0	1	$0 + 1 + 0 = 01_{two}$
0	1	1	1	0	$0 + 1 + 1 = 10_{two}$
1	0	0	0	1	$1 + 0 + 0 = 01_{two}$
1	0	1	1	0	$1 + 0 + 1 = 10_{two}$
1	1	0	1	0	$1 + 1 + 0 = 10_{two}$
1	1	1	1	1	$1 + 1 + 1 = 11_{two}$



Sum $= a \oplus b \oplus CarryIn$ CarryOut = $a \cdot b + b \cdot CarryIn + a \cdot CarryIn$

Building a 32-bit ALU



Text Book : C-30 ~ C-31 What about subtraction (a - b) ?

- Two's complement approach: just negate b and add.
- How do we negate?
- A very clever solution:



Adding a NOR function

 Can also choose to invert a. How do we get "a NOR b" ? (Hint: DeMorgan's theorem)



17 Computer Organization and Architecture, Fall 2010

Text Book : C-32 ~ C-33

Tailoring the ALU to the MIPS

- Need to support the set-on-less-than instruction (slt)
 - > remember: slt is an arithmetic instruction
 - produces a 1 if rs < rt and 0 otherwise</p>
 - use subtraction: (a-b) < 0 implies a < b</p>

Need to support test for equality (beq \$t5, \$t6, \$t7)

use subtraction: (a-b) = 0 implies a = b

Supporting slt









19 Computer Organization and Architecture, Fall 2010

Text Book : C-34

Supporting slt



Computer Organization and Architecture, Fall 2010

Department of Electrical Engineering, Feng-Chia University



• Note: zero is a 1 when the result is zero!

21

Computer Organization and Architecture, Fall 2010

Text Book : C-37 ALU Symbol a, b, Result, are buses for data ÷ ALU operation are control signals ALU operation ÷ Zero, Carryout, Overflow are status signals. Ð а Zero **ALU control lines** Function Result ALU 0000 AND 0001 OR Overflow 0010 add 0110 subtract b 0111 set on less than 1100 NOR CarryOut

Computer Organization and Architecture, Fall 2010

Conclusion

We can build an ALU to support the MIPS instruction set

- > key idea: use multiplexor to select the output we want
- > we can efficiently perform subtraction using two's complement
- > we can replicate a 1-bit ALU to produce a 32-bit ALU

Important points about hardware

- > all of the gates are always working
- > the speed of a gate is affected by the number of inputs to the gate
- the speed of a circuit is affected by the number of gates in series (on the "critical path" or the "deepest level of logic")
- Our primary focus: comprehension, however,
 - clever changes to organization can improve performance (similar to using better algorithms in software)
 - > we'll look at two examples for addition and multiplication

23 Computer Organization and Architecture, Fall 2010

Outline

- 3.1 Introduction
- 3.2 Addition and Subtraction
- C.5 Constructing a Basic Arithmetic Logic Unit
- C.6 Faster Addition: Carry Lookahead

Problem: ripple carry adder is slow

✤ Is a 32-bit ALU as fast as a 1-bit ALU?

Is there more than one way to do addition?
 two extremes: ripple carry and sum-of-products

Can you see the ripple? How could you get rid of it?

 $c_{1} = b_{0}c_{0} + a_{0}c_{0} + a_{0}b_{0}$ $c_{2} = b_{1}c_{1} + a_{1}c_{1} + a_{1}b_{1}$ $c_{3} = b_{2}c_{2} + a_{2}c_{2} + a_{2}b_{2}$ $c_{4} = b_{3}c_{3} + a_{3}c_{3} + a_{3}b_{3}$

$$C_2 = C_3 = C_4 = C_4$$

Not feasible! Why?

25 Computer Organization and Architecture, Fall 2010

Text Book : C-40

Carry-Lookahead Adder (CLA)

- An approach in-between our two extremes
- Motivation:
 - > If we didn't know the value of carry-in, what could we do?
 - When would we always generate a carry?
 - When would we propagate the carry?
- $g_{i} = a_{i} b_{i}$ $p_{i} = a_{i} + b_{i}$

Did we get rid of the ripple?

 $c_{1} = g_{0} + p_{0}c_{0}$ $c_{2} = g_{1} + p_{1}c_{1} \qquad c_{2} =$ $c_{3} = g_{2} + p_{2}c_{2} \qquad c_{3} =$ $c_{4} = g_{3} + p_{3}c_{3} \qquad c_{4} =$

Department of Electrical Engineering, Feng-Chia University

Principle: Generate, Propagate

Analogy

- $c1 = g0 + (p0 \cdot c0)$
- $c2 = g1 + (p1 \cdot g0) + (p1 \cdot p0 \cdot c0)$
- $c3 = g2 + (p2 \cdot g1) + (p2 \cdot p1 \cdot g0) + (p2 \cdot p1 \cdot p0 \cdot c0)$
- $\begin{array}{rl} c4 &= g3 + (p3 \cdot g2) + (p3 \cdot p2 \cdot g1) + (p3 \cdot p2 \cdot p1 \cdot g0) \\ &+ (p3 \cdot p2 \cdot p1 \cdot p0 \cdot c0) \end{array}$
- C4 is computed once inputs (a0~a3, b0~b3, and c0) are valid.



Computer Organization and Architecture, Fall 2010

Department of Electrical Engineering, Feng-Chia University

Text Book : C-41 ~ C-45

Use hierarchy to build a bigger adder

- Can't build a 16 bit adder this way ... (too big)
- Could use ripple carry of 4-bit CLA adders
- Better: user the CLA principle again!



Computer Organization and Architecture, Fall 2010



 $G3 = g15 + (p15 \cdot g14) + (p15 \cdot p14 \cdot g13) + (p15 \cdot p14 \cdot p13 \cdot g12)$

29

Computer Organization and Architecture, Fall 2010

Text Book : C-41

Second Level Equation

- The same principle as in the first level is used.
- The result of the second level is computed as soon as its inputs are valid.

$$C1 = G0 + (P0 \cdot c0)$$

$$C2 = G1 + (P1 \cdot G0) + (P1 \cdot P0 \cdot c0)$$

$$C3 = G2 + (P2 \cdot G1) + (P2 \cdot P1 \cdot G0) + (P2 \cdot P1 \cdot P0 \cdot c0)$$

$$C4 = G3 + (P3 \cdot G2) + (P3 \cdot P2 \cdot G1) + (P3 \cdot P2 \cdot P1 \cdot G0) + (P3 \cdot P2 \cdot P1 \cdot P0 \cdot c0)$$

EXAMPLE

Both Levels of the Propagate and Generate

Determine the gi, pi, Pi, and Gi values of these two 16-bit numbers:

a:	0001	1010	0011	0011 _{two}
b:	1110	0101	1110	1011_{two}

Also, what is CarryOut15 (C4)?

ANSWER

Aligning the bits makes it easy to see the values of generate $gi (ai \cdot bi)$ and propagate pi (ai + bi):

a:	0001	1010	0011	0011
b:	1110	0101	1110	1011
gi:	0000	0000	0010	0011
p <i>i</i> :	1111	1111	1111	1011

where the bits are numbered 15 to 0 from left to right. Next, the "super" propagates (P3, P2, P1, P0) are simply the AND of the lower-level propagates:

 $P3 = 1 \cdot 1 \cdot 1 \cdot 1 = 1$ $P2 = 1 \cdot 1 \cdot 1 \cdot 1 = 1$ $P1 = 1 \cdot 1 \cdot 1 \cdot 1 = 1$ $P0 = 1 \cdot 0 \cdot 1 \cdot 1 = 0$

(Cont.)

31

Computer Organization and Architecture, Fall 2010

Text Book : C-44

ANSWER

The "super" generates are more complex, so use the following equations:

 $\begin{array}{l} \mathrm{G0} \ = \ \mathrm{g3} + (\mathrm{p3} \cdot \mathrm{g2}) + (\mathrm{p3} \cdot \mathrm{p2} \cdot \mathrm{g1}) + (\mathrm{p3} \cdot \mathrm{p2} \cdot \mathrm{p1} \cdot \mathrm{g0}) \\ = \ 0 + (1 \cdot 0) + (1 \cdot 0 \cdot 1) + (1 \cdot 0 \cdot 1 \cdot 1) = 0 + 0 + 0 + 0 = 0 \\ \mathrm{G1} \ = \ \mathrm{g7} + (\mathrm{p7} \cdot \mathrm{g6}) + (\mathrm{p7} \cdot \mathrm{p6} \cdot \mathrm{g5}) + (\mathrm{p7} \cdot \mathrm{p6} \cdot \mathrm{p5} \cdot \mathrm{g4}) \\ = \ 0 + (1 \cdot 0) + (1 \cdot 1 \cdot 1) + (1 \cdot 1 \cdot 1 \cdot 0) = 0 + 0 + 1 + 0 = 1 \\ \mathrm{G2} \ = \ \mathrm{g11} + (\mathrm{p11} \cdot \mathrm{g10}) + (\mathrm{p11} \cdot \mathrm{p10} \cdot \mathrm{g9}) + (\mathrm{p11} \cdot \mathrm{p10} \cdot \mathrm{p9} \cdot \mathrm{g8}) \\ = \ 0 + (1 \cdot 0) + (1 \cdot 1 \cdot 0) + (1 \cdot 1 \cdot 1 \cdot 0) = 0 + 0 + 0 + 0 = 0 \\ \mathrm{G3} \ = \ \mathrm{g15} + (\mathrm{p15} \cdot \mathrm{g14}) + (\mathrm{p15} \cdot \mathrm{p14} \cdot \mathrm{g13}) + (\mathrm{p15} \cdot \mathrm{p14} \cdot \mathrm{p13} \cdot \mathrm{g12}) \\ = \ 0 + (1 \cdot 0) + (1 \cdot 1 \cdot 0) + (1 \cdot 1 \cdot 1 \cdot 0) = 0 + 0 + 0 + 0 = 0 \end{array}$ Finally, CarryOut15 is

```
C4 = G3 + (P3 \cdot G2) + (P3 \cdot P2 \cdot G1) + (P3 \cdot P2 \cdot P1 \cdot G0) 
+ (P3 \cdot P2 \cdot P1 \cdot P0 \cdot c0) 
= 0 + (1 \cdot 0) + (1 \cdot 1 \cdot 1) + (1 \cdot 1 \cdot 1 \cdot 0) + (1 \cdot 1 \cdot 1 \cdot 0 \cdot 0) 
= 0 + 0 + 1 + 0 + 0 = 1
```

Hence there is a carry out when adding these two 16-bit numbers.