Chapter 2 Instructions: Language of the Computer (Part 2)

王振傑 (Chen-Chieh Wang) ccwang@mail.ee.ncku.edu.tw

Computer Organization and Architecture, Fall 2010

Outline

- 2.7 **Instructions for Making Decisions**
- 2.8 Supporting Procedures in Computer Hardware
- 2.9 Communicating with People
- MIPS Addressing for 32-Bit Immediates and Addresses 2.10

Change of the control flow

Decision making instructions

 \succ alter the control flow,

> i.e., change the "next" instruction to be executed

MIPS conditional branch instructions:

MIPS unconditional branch instructions:

j label

Computer Organization and Architecture, Fall 2010

3



Department of Electrical Engineering, Feng-Chia University

Example

Compiling a while Loop in C

C Code: i \$s3 while (save[i] == k) k i += 1; savebase MIPS Code: Loop: \$II \$t1, \$s3, 2 # Temp reg \$t1 = 4* i add \$t1, \$t1, \$s6 # \$t1 = address of save[i] w \$t0, 0 (\$t1) # Temp reg \$t0 = save[i] bne \$t0, \$s5, Exit # go to Exit if save[i] != k addi \$s3, \$s3, 1 # i = i + 1 j Loop Exit:		var.	Reg.
while (save[i] == k) $i += 1$;k\$\$s5 save_base> MIPS Code:Loop:\$II\$\$t1, \$\$s3, 2# Temp reg \$\$t1 = 4* i addadd\$\$t1, \$\$t1, \$\$s6# \$\$t1 = address of save[i] lw k \$\$s6bne\$\$t0, 0 (\$\$t1)# Temp reg \$\$t0 = save[i] bnebne\$\$t0, \$\$s5, Exit# go to Exit if save[i] != k addiaddi\$\$s3, \$\$s3, 1# i = i + 1 jLoop# go to LoopExit:	► C Code:	i	\$s3
i += 1; save _{base} \$s6 MIPS Code: Loop: sll \$t1, \$s3, 2 # Temp reg \$t1 = 4* i add \$t1, \$t1, \$s6 # \$t1 = address of save[i] lw \$t0, 0 (\$t1) # Temp reg \$t0 = save[i] bne \$t0, \$s5, Exit # go to Exit if save[i] != k addi \$s3, \$s3, 1 # i = i + 1 j Loop # go to Loop Exit:	while (save[i] == k)	k	\$s5
➢ MIPS Code: Loop: sll \$t1, \$s3, 2 # Temp reg \$t1 = 4* i add \$t1, \$t1, \$s6 # \$t1 = address of save[i] lw \$t0, 0 (\$t1) # Temp reg \$t0 = save[i] bne \$t0, \$s5, Exit # go to Exit if save[i] != k addi \$s3, \$s3, 1 # i = i + 1 j Loop # go to Loop Exit:	i += 1 ;	save _{base}	\$s6
Loop: sll $\$t1, \$s3, 2$ # Temp reg $\$t1 = 4^* i$ add $\$t1, \$t1, \$s6$ # $\$t1 = address of save[i]$ lw $\$t0, 0 (\$t1)$ # Temp reg $\$t0 = save[i]$ bne $\$t0, \$s5, Exit$ # go to Exit if save[i] != k addi $\$s3, \$s3, 1$ # i = i + 1 j Loop # go to Loop Exit:	► MIPS Code:		
	Loop: sll \$t1, \$s3, 2 # Temp add \$t1, \$t1, \$s6 # \$t1 = lw \$t0, 0 (\$t1) # Temp bne \$t0, \$s5, Exit # go to addi \$s3, \$s3, 1 # i = i + j Loop # go to Exit:	reg \$t1 = address of reg \$t0 = Exit if save 1 Loop	4* i f save[i] save[i] e[i] != k

Computer Organization and Architecture, Fall 2010

5

× 7

Department of Electrical Engineering, Feng-Chia University

So far:

Instruction

Meaning

```
add $s1,$s2,$s3
                   s1 = s2 + s3
sub $s1,$s2,$s3
                    s1 = s2 - s3
    $s1,100($s2)
                   s1 = Memory[s2+100]
lw
    $s1,100($s2)
                   Memory[\$s2+100] = \$s1
SW
bne $s4,$s5,Label
                   Next instr. is at Label if \$s4 \neq \$s5
beq $s4,$s5,Label
                   Next instr. is at Label if $s4 = $s5
    Label
                   Next instr. is at Label
j
```

Formats:

R	op	rs	rt	rd	shamt	funct
I	op	rs	rt	16 b	it addre	ess
J	op		26 b	it addre	ess	

Basic Blocks

A basic block is a sequence of instructions with

- > No embedded branches (except at end)
- > No branch targets (except at beginning)



Computer Organization and Architecture, Fall 2010

Text Book : P109

Control Flow

We have: beq, bne, what about Branch-if-less-than?

New instruction:

slt \$t0, \$s1, \$s2

if	\$s1 < \$s2 then
	\$t0 = 1
els	e
	\$t0 = 0

Can use this instruction to build "blt \$s1, \$s2, Label" — can now build general control structures

Note that the assembler needs a register to do this,
 — there are policy of use conventions for registers

Department of Electrical Engineering, Feng-Chia University

Signed vs. Unsigned

Signed comparison: sl t, sl ti

Unsigned comparison: sl tu, sl tui

Example

Department of Electrical Engineering, Feng-Chia University

slt \$t0, \$s0, \$s1 # signed ● -1 < +1 ⇒ \$t0 = 1

sltu \$t0, \$s0, \$s1 # unsigned ● +4,294,967,295 > +1 ⇒ \$t0 = 0

> **9** Computer Organization and Architecture, Fall 2010

Conditional Branch Options

Condition Code

- > Tests special bits set by ALU operations, possibly under program control.
- Examples: 80x86, ARM, PowerPC ...

Condition Register

- > Tests arbitrary register with the result of a comparison.
- > Examples: MIPS, Alpha ...

Compare and Branch

- > Compare is part of the branch. Often compare is limited to subset.
- Examples: PA-RISC, VAX

HLL	C	ondition Co	de	Con	dition R	legister	Co	mpare & Branch	
if (a < b) Statement 1 ; else Statement 2 ;	Label: Exit:	CMP J.NEG Statemen J Statemen 	Ra, Rb Label t 2 Exit t 1	Label: Exit:	S.LT J.C Stater J Stater	Rt, Ra, Rb Rt, Label <i>ment 2</i> Exit <i>ment 1</i>	Label: Exit:	J.LT Ra, Rb, Label <i>Statement 2</i> J Exit <i>Statement 1</i> 	
								10	C

Branch Instruction Design

- Why not bl t, bge, etc?
- ↔ Hardware for < , ≥, ... slower than = , ≠
 - Combining with branch involves more work per instruction, requiring a slower clock
 - > All instructions penalized!
- beq and bne are the common case
- This is a good design compromise

11 Computer Organization and Architecture, Fall 2010

Outline

- 2.7 Instructions for Making Decisions
 2.8 <u>Supporting Procedures in Computer Hardware</u>
- 2.9 Communicating with People
- 2.10 MIPS Addressing for 32-Bit Immediates and Addresses

Procedure Call

- 1. Put parameters in a **place** where the procedure can access them.
- 2. Transfer control to the procedure.
- 3. Acquire the storage resources needed for the procedure.
- 4. Perform the desired task.
- 5. Place the result value in a **place** where the calling program can access it.
- 6. Return control to the point of origin, since a procedure can be called from several points in a program.

13 Computer Organization and Architecture, Fall 2010

Text Book : P113

Policy of Use Conventions

Name	Register number	Usage	Preserved on call?
\$zero	0	the constant value 0	_
\$at	1	reserved for assembler	_
\$v0-\$v1	2-3	values for results and expression evaluation	no
\$a0-\$a3	4-7	arguments	no
\$t0-\$t7	8-15	temporaries	no
\$s0-\$s7	16-23	saved temporaries	yes
\$t8-\$t9	24-25	more temporaries	no
\$k0-\$k1	26-27	reserved for OS kernel	—
\$gp	28	global pointer	yes
\$sp	29	stack pointer	yes
\$fp	30	frame pointer	yes
\$ra	31	return address	yes

Procedure Call Instructions

Procedure call: jump and link

jal ProcedureLabel

- Address of following instruction put in \$ra
- Jumps to target address

Procedure return: jump register

jr \$ra

- Copies \$ra to program counter
- Can also be used for computed jumps
 - e.g., for case/switch statements

15 Computer Organization and Architecture, Fall 2010

Text Book : P114 ~ P115

Compiling a Procedure Call

C Code				> MIPS	S Code
<pre>int leaf_examp int f; f = (g + h) return f; }</pre>	le (int g, int h, int i, int j) { – (i + j) ;	Var. g h i j	Reg. \$a0 \$a1 \$a2 \$a3 \$s0	addi sw sw sw	\$sp, \$sp, -12 \$t1, 8(\$sp) \$t0, 4(\$sp) \$s0, 0(\$sp)
Registers	Memory High Address	·	<u> </u>	add add sub add	\$t0, \$a0, \$a1 \$t1, \$a2, \$a3 \$s0, \$t0, \$t1
\$t0 \$t1 \$s0 \$sp		SI	ack	lw lw lw addi jr	\$\$0, 0(\$\$p) \$t0, 4(\$\$p) \$t1, 8(\$\$p) \$\$p, \$\$p, 12 \$ra
	Low Address	I			16

Computer Organization and Architecture, Fall 2010

What is and what is not preserved across a procedure call

Preserved	Not preserved
Saved registers: \$s0 ~ \$s7	Temporary register: \$t0 ~ \$t9
Stack pointer register: \$sp	Argument register: \$a0 ~ \$a3
Return address register: \$ra	Return value register: \$v0 ~ \$v1
Stack above the stack pointer	Stack below the stack pointer

Caller saving

> Caller saves the registers that are preserved.

Callee saving

Called procedure saves the registers that are preserved.

17 Computer Organization and Architecture, Fall 2010

Text Book : P116 ~ P117

Non-Leaf Procedure Example

- Procedures that call other procedures
- For nested call, caller needs to save on the stack:
 - Its return address
 - > Any arguments and temporaries needed after the call
- Restore from the stack after the call
- Recursive call
 - > Argument n in \$a0
 - ➢ Result in \$v0

```
int fact ( int n )
{
    if ( n<1)
        return (1);
    else
        return ( n * fact( n-1 ) );
}</pre>
```

Stack Allocation

- Stack can stores variables (large object) that are local to the procedure.
- \$fp is fixed at a stable location so it offers good reference point for local memory references.



Computer Organization and Architecture, Fall 2010

Text Book : P120

MIPS memory allocation

- Text segment : the home of the MIPS machine code
- Static data segment : constants and other static variables
- Dynamic data (Heap) segment : data structures like linked lists tend to grow and shrink during their lifetimes.
 - E.g., malloc in C, new in Java
- Stack segment : starts in the high end of memory and grows down



Department of Electrical Engineering, Feng-Chia University

Outline

- 2.7 Instructions for Making Decisions
- 2.8 Supporting Procedures in Computer Hardware
- 2.9 Communicating with People
- 2.10 MIPS Addressing for 32-Bit Immediates and Addresses

21 Computer Organization and Architecture, Fall 2010

Text Book : P123

Communicating with People

Load byte and store byte (ASCII characters)

lb	\$t0, 0(\$sp)	# Read byte from source
sb	\$t0, 0(\$sp)	# Write byte to destination

Load halfword and store halfword (Unicode characters)

lh	\$t0, 0(\$sp)	# Read halfword (16 bits) from source
sh	\$t0, 0(\$sp)	# Write halfword (16 bits) to destination

Hex code	ASCII character	Hex Code	ASCII character	Hex code	ASCII character	Hex code	ASCII character
00	NUL	20	SP	40	@	60	~
01	SOH	21	!	41	A	61	а
02	STX	22	"	42	В	62	b
03	ETX	23	#	43	С	63	с
04	EOT	24	\$	44	D	64	d
05	ENQ	25	%	45	E	65	е
06	ACK	26	&	46	F	66	f
07	BEL	27	<i>'</i>	47	G	67	g
08	BS	28	(48	Н	68	h
09	HT	29)	49	Ι	69	i
0A	LF	2A	*	4A	J	6A	j
0B	VT	2B	+	4B	K	6B	k
0C	FF	2C	,	4C	L	6C	1
0D	CR	2D	-	4D	М	6D	m
0E	SO	2E		4E	N	6E	n
0F	SI	2F	/	4F	0	6F	0
10	DLE	30	0	50	Р	70	р
11	DC1	31	1	51	Q	71	q
12	DC2	32	2	52	R	72	r
13	DC3	33	3	53	S	73	s
14	DC4	34	4	54	Т	74	t
15	NAK	35	5	55	U	75	u
16	SYN	36	6	56	V	76	v
17	ETB	37	7	57	W	77	w
18	CAN	38	8	58	Х	78	х
19	EM	39	9	59	Y	79	у
1A	SUB	3A	:	5A	Z	7A	Z
1B	ESC	3B	;	5B	Ļ	7B	{
1C	FS	3C	<	5C	\	7C	1
1D	GS	3D	=	5D]	7D	}
1E	RS	3E	>	5E	^	7E	~
1F	US	3F	?	5F	-	7F	DEL

String Copy

MIPS Code

addi

strcpy:

23

Text Book : P124 ~ P125

Computer Organization and Architecture, Fall 2010

\$sp, \$sp, -4

> C Code
<pre>void strcpy (char x[], char y[]) { int i; i = 0; while ((x[i] = y[i]) != '\0') i += 1;</pre>
}
Var. Reg.

\$a0

\$a1

\$s0

X_{base}

Ybase

i

	SW	\$s0, 0(\$sp)
	add	\$s0, \$zero, \$zero
L1:	add	\$t1, \$s0, \$a1
	lbu	\$t2, 0(\$t1)
	add	\$t3, \$s0, \$a0
	sb	\$t2, 0(\$t3)
	beq	\$t2, \$zero, L2
	addi	\$s0, \$s0, 1
	j	L1
L2:	lw	\$s0, 0(\$sp)
	addi	\$sp, \$sp, 4
	ir	\$ra

Computer Organization and Architecture, Fall 2010

Outline

- 2.7 Instructions for Making Decisions
- 2.8 Supporting Procedures in Computer Hardware
- 2.9 Communicating with People
- 2.10 MIPS Addressing for 32-Bit Immediates and Addresses

25 Computer Organization and Architecture, Fall 2010

Department of Electrical Engineering, Feng-Chia University

Constants

Small constants are used quite frequently (50% of operands)

e.g., A = A + 5; B = B + 1; C = C - 18;

Solutions? Why not?

> put 'typical constants' in memory and load them.

> create hard-wired registers (like \$zero) for constants like one.

MIPS Instructions:

addi	\$29,	\$29 ,	4
slti	\$8,	\$18 ,	10
andi	\$29,	\$29 ,	6
ori	\$29 ,	\$29 ,	4

Design Principle: Make the common case fast. Which format?

2010

How about larger constants?

We'd like to be able to load a 32 bit constant into a register

Must use two instructions, new "load upper immediate" instruction

	lu	i \$t0,	10101010	10101010	fille	d with	zeros
_		+					
	10101010	10101010	00000000	0000000			
Ð	Then mu	ust get the	lower orde	er bits right, i.e	ŀ.,		
	or	i \$t0, \$	\$t0, 101	01010101010	010		
		10101010	010101010	000000000000000000000000000000000000000	0000		
	ori	0000000	000000000	101010101010	01010		
		10101010	010101010	101010101010	01010		
							27
				Cor	mputer Organizat	ion and Arch	itecture. Fall 20

Department of Electrical Engineering, Feng-Chia University

Assembly Language vs. Machine Language

- Assembly provides convenient symbolic representation
 - much easier than writing down numbers
 - ➤ e.g., destination first
- Machine language is the underlying reality
 e.g., destination is no longer first
- Assembly can provide 'pseudo-instructions'
 - e.g., "move \$t0, \$t1" exists only in Assembly
 - would be implemented using "add \$t0,\$t1,\$zero"
- When considering performance you should count real instructions

Branch Addressing

Instructions:

bne \$t4,\$t5,Label
beg \$t4,\$t5,Label

Next instruction is at Label if \$t4≠\$t5
Next instruction is at Label if \$t4=\$t5

Most branch targets are near branch

Forward or backward

Ι	ор	rs	rt	constant or address
	6 bits	5 bits	5 bits	16 bits

Addresses are not 32 bits

- How do we handle this with load and store instructions?

PC-relative addressing

- Target address = PC + offset × 4
- > PC already incremented by 4 by this time

29

Computer Organization and Architecture, Fall 2010

Text Book : P130

Jump Addressing

Jump (j and j al) targets could be anywhere in text segment

Encode full address in instruction

J	ор	address
	6 bits	26 bits

(Pseudo) Direct jump addressing

- > Jump instructions just use high order bits of PC
- > Target address = $PC_{31...28}$: (address × 4)
- address boundaries of 256 MB

Showing Branch Offset

MIPS assembly code:

Loop:	sll	\$t1, \$s3, 2	# Temp reg \$t1 = 4* i
•	add	\$t1, \$t1, \$s6	# \$t1 = address of save[i]
	lw	\$t0, 0 (\$t1)	# Temp reg \$t0 = save[i]
	bne	\$t0, \$s5, <mark>Exit</mark>	# go to Exit if save[i] != k
	addi	\$s3, \$s3, 1	# i = i + 1
	j	Loop	# go to Loop
Exit:			

MIPS machine code:

80000	0	0	19	9	2	0
80004	0	9	22	9	0	32
80008	35	9	8	0		
80012	5	8	21	2		
80016	8	19	19	1		
80020	2		2000			
80024	•••					

31 Computer Organization and Architecture, Fall 2010

Text Book : P132

Branching Far Away

 If branch target is too far to encode with 16-bit offset, assembler rewrites the code

Example

```
beq $s0, $s1, L1
↓
bne $s0, $s1, L2
j L1
L2: ...
```

- simple instructions all 32 bits wide
- very structured, no unnecessary baggage
- only three instruction formats

R	op	rs	rt	rd	shamt	funct
I	op	rs	rt	16 b	it addre	ess
J	op		26 b	it addre	ess	

- rely on compiler to achieve performance
 what are the compiler's goals?
- help compiler where we can





Department of Electrical Engineering, Feng-Chia University

Computer Organization and Architecture, Fall 2010

MIPS Operand Summary

2³⁰ Memory words

32 registers

Name	Register number	Usage
\$zero	0	the constant value 0
\$at	1	reserved for assembler
\$v0-\$v1	2-3	values for results and expression evaluation
\$a0-\$a3	4-7	arguments
\$t0-\$t7	8-15	temporaries
\$s0-\$s7	16-23	saved temporaries
\$t8-\$t9	24-25	more temporaries
\$k0-\$k1	26-27	reserved for OS kernel
\$gp	28	global pointer
\$sp	29	stack pointer
\$fp	30	frame pointer
\$ra	31	return address

35

Computer Organization and Architecture, Fall 2010

MIPS Instruction Summary

Category	Instruction	Example	Meaning	Comments
	add	add \$s1,\$s2,\$s3	\$s1 = \$s2 + \$s3	Three register operands
Arithmetic	subtract	sub \$\$1,\$\$2,\$\$3	\$s1 = \$s2 - \$s3	Three register operands
	add immediate	addi \$s1,\$s2,100	\$s1 = \$s2 + 100	Used to add constants
	load word	1w \$s1,100(\$s2)	\$s1 = Memory[\$s2 + 100]	Word from memory to register
	store word	sw \$s1,100(\$s2)	Memory[\$\$2 + 100] = \$\$1	Word from register to memory
	load half	1h \$s1,100(\$s2)	\$s1 = Memory[\$s2 + 100]	Halfword memory to register
Data transfer	store half	sh \$s1,100(\$s2)	Memory[\$s2 + 100] = \$s1	Halfword register to memory
	load byte	1b \$s1,100(\$s2)	\$s1 = Memory[\$s2 + 100]	Byte from memory to register
	store byte	sb \$s1,100(\$s2)	Memory[\$s2 + 100] = \$s1	Byte from register to memory
	load upper immed.	lui \$s1,100	\$s1 = 100 * 2 ¹⁶	Loads constant in upper 16 bits
	and	and \$s1,\$s2,\$s3	\$s1 = \$s2 & \$s3	Three reg. operands; bit-by-bit AND
	or	or \$\$1,\$\$2,\$\$3	\$s1 = \$s2 \$s3	Three reg. operands; bit-by-bit OR
	nor	nor \$\$1,\$\$2,\$\$3	\$s1 = ~ (\$s2 \$s3)	Three reg. operands; bit-by-bit NOR
Logical	and immediate	andi \$s1,\$s2,100	\$s1 = \$s2 & 100	Bit-by-bit AND reg with constant
	or immediate	ori \$\$1,\$\$2,100	\$s1 = \$s2 100	Bit-by-bit OR reg with constant
	shift left logical	s11 \$s1,\$s2,10	\$s1 = \$s2 << 10	Shift left by constant
	shift right logical	srl \$s1,\$s2,10	\$s1 = \$s2 >> 10	Shift right by constant
	branch on equal	beq \$s1,\$s2,25	if (\$s1 == \$s2) go to PC + 4 + 100	Equal test; PC-relative branch
Conditional	branch on not equal	bne \$s1,\$s2,25	if (\$s1 != \$s2) go to PC + 4 + 100	Not equal test; PC-relative
branch	set on less than	slt \$s1,\$s2,\$s3	if (\$s2 < \$s3) \$s1 = 1; else \$s1 = 0	Compare less than; for beg, bne
	set less than immediate	slti \$s1.\$s2.100	if (\$\$2 < 100) \$\$1 = 1; else \$\$1 = 0	Compare less than constant
	jump	j 2500	go to 10000	Jump to target address
Uncondi-	jump register	jr \$ra	go to \$ra	For switch, procedure return
lional jump	jump and link	jal 2500	\$ra = PC + 4; go to 10000	For procedure call

Computer Organization and Architecture, Fall 2010