


# Laboratory 7

## PYNQ操作教學




Department of Electrical Engineering  
National Cheng Kung University


# 新增Project




# 新增Project




## 新增Project




# 新增Project




## 新增Project




# 加入Verilog Source



# 加入Verilog Source



# 加入Verilog Source




解壓縮後Lab7\_1中有兩個子目錄：


1. constrs
2. sources

請選擇sources資料夾中的所有\*.v檔


# 加入PYNN Constraint




# 加入PYNQ Constraint




# 確定檔案成功加入Project




# 編輯 Verilog 檔案



# 可以先Run Simulation確認有無錯誤




# Run Synthesis




# Run Implementation


Synthesis 完成後，會跳出對話框  
下一步直接選擇 Run Implementation




# 產生Bitstream




# 開啟Hardware Manager




# 連接PYNQ-Z2




# 連接PYNQ-Z2




# 連接PYNQ-Z2




# 燒錄Bitstream到PYNQ-Z2上



# 燒錄Bitstream到PYNQ-Z2上



# 提示一



修改Verilog後必須重新跑過  
1. Synthesis  
2. Implementation  
3. 以及Generate Bitstream  
直接按Generate Bitstream會  
幫你重新跑過所有流程

# 提示二

