## Lecture 9 Multiplexer, Decoder, and PLD

- SSI (small-scale integration)
- NAND, NOR, NOT, flip flop etc - Gate count < 10 .
- MSI (medium-scale integration)
- Adders, multiplexers, decoders, registers, counters
- Gate count < 100
- LSI
- VLSI (very large-scale
integration
- Memory chips, microprocessors


## Multiplexers

- Multiplexers are selectors.

$$
\begin{aligned}
& \mathrm{Z}=\mathrm{A}^{\prime} \mathrm{B}^{\prime} \mathrm{I}_{0}+\mathrm{A}^{\prime} \mathrm{BI}_{1}+\mathrm{AB}^{\prime} \mathrm{I}_{2}+\mathrm{ABI}_{3} \cdot(4- \\
& \text { to- } 1 \text { MUX) }
\end{aligned}
$$



# Logic Diagram for MUX 

## - 8-to-1 MUX



## Application of MUX

## - Select data.



## Application of MUX

Crossbar switch

- As $s=0, x 1$ to $\mathrm{y} 1, \mathrm{x} 2$ to y 2 .
- As $\mathrm{s}=1, \mathrm{x} 1$ to
$\mathrm{y} 2, \mathrm{x} 2$ to y 1 .

(a) A $2 \times 2$ crossbar switch

(b) Implementation using multiplexers


## Using Mux for logic function, XOR

- $\mathrm{f}=\mathrm{w}_{1}$ xor $\mathrm{w}_{2}$

| $w_{1} w_{2}$ | $f$ |  |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |



## Better

## - Modify the truth table.

- When $\mathrm{w}_{1}=0, \mathrm{f}=\mathrm{w}_{2}$. Otherwise, $\mathrm{f}=\sim \mathrm{w}_{2}$



C-H 7

# Using Mux to Implement a barrel shifter 

| $s_{1}$ | $s_{0}$ | $y_{3}$ | $y_{2}$ | $y_{1}$ | $y_{0}$ |
| :---: | :---: | :--- | :--- | :--- | :--- |
| 0 | 0 | $w_{3}$ | $w_{2}$ | $w_{1}$ | $w_{0}$ |
| 0 | 1 | $w_{0}$ | $w_{3}$ | $w_{2}$ | $w_{1}$ |
| 1 | 0 | $w_{1}$ | $w_{0}$ | $w_{3}$ | $w_{2}$ |
| 1 | 1 | $w_{2}$ | $w_{1}$ | $w_{0}$ | $w_{3}$ |

(a) Truth table


Chap 9
C-H 8

# Buffers/Tri-state Buffer 

- Driving capability
- High impedance



## Tri-state Buffer Application

- Data transfer between registers



## Tri-state Buffer Application (cont.)

## - Source selection



## Decoder

- 3-to-8 line decoder
- An n-to-2 $2^{n}$ decoder generates all $2^{n}$ minterms of the n input variables.



## More Decoder

## - 2-to-4 decoder: minterm generator



Figure 3.5.3 Decoder: (a) gate-level circuit diagram, (b) logic symbol.

## Decoder ${ }_{\text {(cont.) }}$

## - 4-to-10 line decoder


(a) Logic diagram

(c) Truth table

## ROM

- Read-only memory: stored data can not be changed under normal operating conditions.

(a) block diagram
$\left.\begin{array}{lllllll}A & B & C & F_{0} & F_{1} & F_{2} & F_{3} \\ \hline & 0 & 0 & 1 & 1 & 0 & 1\end{array}\right)$
(b) truth table for ROM


## ROM <br> (cont.)

## - ROM size $=2^{\mathrm{n}} \mathrm{x}$ m bits.

| $\underset{\text { Lines }}{n \text { Input }}\left\{\begin{array}{c} \xrightarrow{\longrightarrow} \\ \vdots \\ \longrightarrow \end{array}\right.$ |  | $n \text { Input }$ Variables | $m$ Output Variables | typical data array stored in ROM ( $2^{n}$ words of $m$ bits each) |
| :---: | :---: | :---: | :---: | :---: |
|  | ROM <br> $2^{n}$ words <br> $\times m$ bits | $00 \cdots 00$ | 100 $\cdots 110$ |  |
|  |  | $00 \cdots 01$ | $010 \cdots 111$ |  |
|  |  | $00 \cdots 10$ | $101 \cdots 101$ |  |
|  |  | $00 \cdots 11$ | $110 \cdots 010$ |  |
|  |  | ..00 | $001 \cdots 011$ |  |
|  |  | 0 | $001 \cdots 011$ |  |
|  | $n$ Output Lines | $11 \cdots 01$ | 110 $\cdots 10$ |  |
|  |  | $11 \cdots 10$ $11 \cdots 11$ | $011 \cdots 000$ $111 \cdots 101$ |  |
|  |  | $11 \cdots 11$ | $111 \cdots 101$ |  |



Chap 9
C-H 16

## ROM Basic Structure

## - 8-word x 4 bit ROM

$$
-\mathrm{F}_{0}=\mathrm{m}_{0}+\mathrm{m}_{1}+\mathrm{m}_{4}+\mathrm{m}_{6}
$$



Chap 9

## Multiple-Output Network Using ROM

- BCD to Excess-3 code


Chap 9
C-H 18

## Types of ROM

- Mask-programmable ROM
- Contents are stored during fabrication.
- Field-programmable ROM
- PROM: programmable ROM
- Fusible link (PROM programmer)
- EPROM: erasable PROM
- Use ultraviolet light for erasure.
- EEPROM: electrically erasable PROM.
- Flash memory


## Programmable Logic Devices

\author{

- PLA (programmable logic array) - Realize $m$ functions of $n$ variables.
}



## Implementation procedure for PLA

- Prepare the truth table based on your system
- Write the Boolean expression in SOP (sum of product) form.
- Obtain the minimum SOP form to reduce the number of product terms to a minimum.
- Decide the input connection of the AND matrix for generating the required product term.
- Then decide the input connections of OR matrix to generate the sum terms.
- Decide the connections of invert matrix.
- Program the PLA.


## Programmable Symbology



Fixed connection at factory


Programmable connection


Connection broken
(after programming) representation


Multiple input Pull-up resistors AND gate not shown

Input terms
$A \bar{A} B \bar{B} \ldots$


All fuses intact
An Xplaced inside an AND gate also
represents all fuses intact
Input terms
$A \bar{A} B \bar{B} \ldots$


All fuses blown


Multiple input Pull-down resistors OR gate not shown

Product terms

$$
p_{1} p_{2} p_{3} p_{4} \ldots
$$



All fuses intact An Xplaced inside an OR gate also
represents all fuses intact

Product terms

$$
p_{1} p_{2} p_{3} p_{4} \ldots
$$



All fuses blown

Figure 3.6.2 Programmable symbology summary for the different types of PLDs.

## PLA

## - PLA 3 inputs, 5 product terms, 4 outputs.




## PLA

## - PLA circuit



$\begin{array}{ccc}F 1 & F 2 & F 3 \\ \text { Outputs } \\ \text { (hree in this case) }\end{array}$
$\begin{array}{cc}\text { F1 } & \text { F2 }\end{array}$ F3
Inputs
(three in this case)
(a)
(b)

Figure 3.6.4 PLA circuit: (a) circuit representation using gates, (b) simplified circuit representation using gates.

## PLA (com)

- PLA 3 inputs, 5 product terms, 4 outputs. AND-OR array.


Chap 9
C-H 25

## PLA Application

- $\mathrm{f}_{1}=\mathrm{a}{ }^{\prime} \mathrm{bd}+\mathrm{abd}+\mathrm{ab}{ }^{\prime} \mathrm{c}^{\prime}+\mathrm{b}^{\prime} \mathrm{c}$
- $\mathrm{f}_{2}=\mathrm{c}+\mathrm{a}{ }^{\prime} \mathrm{bd}$
- $\mathrm{f}_{3}=\mathrm{bc}+\mathrm{ab} \mathrm{c}^{\prime}+\mathrm{abd}$
- If abcd $=0111,1$ st, 5 th, 6 th rows are selected. $\mathrm{f}_{1}=1+0+0, \mathrm{f}_{2}=1+1+0$, etc.

| $a$ | $b$ | $c$ | $d$ | $f_{1}$ | $f_{2}$ | $f_{3}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | - | 1 | 1 | 1 | 0 |
| 1 | 1 | - | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | - | 1 | 0 | 1 |
| - | 0 | 1 | - | 1 | 0 | 0 |
| - | - | 1 | - | 0 | 1 | 0 |
| - | 1 | 1 | - | 0 | 0 | 1 |

(a) PLA table

(b) PLA structure

Chap 9

# Programmable Array Logic (PAL) 

- AND array is programmable. OR array is fixed.
- Use input buffer to drive many ANDs.

(b) Programmed


# Programmable Array Logic (PAL) 

- Full Adder using a PAL


Chap 9

## Why prefers PLA rather than ROM

- A combinational circuit may occasionally have don't-care conditions. When implemented with a ROM, a don't care condition becomes an address input that will never occur.
- The words at the don't care address need not be programmed and may be left in their original state(all 0's or all 1's ).
- The has the result that all the bit patterns available in ROM are used, but for the don't care addresses you really can do without them.


## What Programmable

## Means

- "programmable" does not indicate that all PLAs are field-programmable.
- Many are mask-programmed during manufacture in the same manner as a mask ROM.
- This is particularly true of PLAs that are embedded in more complex and numerous integrated circuits such as microprocessors.
- PLAs that can be programmed after manufacture are called FPGA (Fieldprogrammable gate array)


## Complex Programming

 Logic Devices- Xilinx XCR3064XL CPLD
- Function block (16 macrocells)= PLA
- Macrocell = a flip flop + multiplexers - IA routes signals

Input of function block


## Function Block and MC

- Signal from PLA -> marcocell -> I/O pin
- Use CAD tool to fit the design into the PLD.


## 36 Inputs From IA



# Field Programmable Gate Arrays (FPGA) 

- Logic cell: configurable logic blocks (CLBs)
- Input/Output blocks (I/O blocks)



## Configurable Logic Block

- Inside a CLB: function generators (LUT), FFs, and MUXs
- LUT: lookup table (truth table) is a reprogrammable ROM (16 1-bit words)

* = Programmable MUX

Chap 9
C-H 34

## A Lookup Table (LUT)

- If we want $\mathrm{F}=\mathrm{abc}$ (one minterm) - 1110 (and F=1) + 1111 (and F=1)
- Or if we want $\mathrm{F}=\mathrm{a}^{\prime} \mathrm{b}^{\prime} \mathrm{c}^{\prime} \mathrm{d}^{\prime}+\mathrm{a}^{\prime} \mathrm{b}^{\prime} \mathrm{cd}{ }^{\prime}+\ldots$...abcd. (15 minterms)
- Require a single function generator. Program the LUT table to get what we want.

To be implemented | a b c d | F |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 1 |
| $\ldots$ | $\ldots$ |  |  |  |
| 1 | 1 | 1 | 1 | 1 |

This is a 4 -variable function generator.


## Shannon's Expansion Theorem

- What if \# of variables > 4 variables
$f\left(\mathrm{x}_{1}, \mathrm{x}_{2}, \ldots \mathrm{x}_{\mathrm{n}}\right)$
$=\mathrm{x}_{\mathrm{i}}^{\prime} f\left(\mathrm{x}_{1}, \mathrm{x}_{2}, . . \mathrm{x}_{\mathrm{i}-1}, 0, \mathrm{x}_{\mathrm{i}+1}, \ldots \mathrm{x}_{\mathrm{n}}\right)+$ $\mathrm{x}_{\mathrm{i}} f\left(\mathrm{x}_{1}, \mathrm{x}_{2}, . . \mathrm{x}_{\mathrm{i}-1}, 1, \mathrm{x}_{\mathrm{i}+1}, \ldots \mathrm{x}_{\mathrm{n}}\right)$
$=\mathrm{x}_{\mathrm{i}}{ }^{\prime} f_{0}+\mathrm{x}_{\mathrm{i}} f_{1}$
$f(\mathrm{a}, \mathrm{b}, \mathrm{c}, \mathrm{d}, \mathrm{e})=\mathrm{a}^{\prime} f(0, \mathrm{~b}, \mathrm{c}, \mathrm{d}, \mathrm{e})+\mathrm{a} f(1, \mathrm{~b}, \mathrm{c}, \mathrm{d}, \mathrm{e})$

(a) 5-variable function
(b) 6-variable function Chap 9

