Lecture 16 Arithmetic Circuits

- Serial adder
- Parallel multiplier
- Divider
- Control circuit outputs a sequence of control signals that cause arithmetic operation to take place <u>at appropriate times</u>.

Serial Adder

- X register
 - Accumulator: X = X+Y
- Y register
 - Addend register: cyclic shift register
 - after shifting 4 times, it is back in its original state
- Sh: shift signal
- SI: serial input



Serial Adder

• At the falling clock edge and Sh= 1

- Si (sum bi) is shifted into x
- Carry bit is stored in the D FF.
- Register *y* is rotated one bit to the right.
- Initial loading circuit not shown.



Serial Adder

• At the falling clock edge and Sh= 1



Control Unit Realization

- A start signal: St.
 - If St is asserted, then the control unit puts out 4 shift signals then stops.





Serial Processing Unit

- A start signal: St.
 - If St is asserted, then the control unit puts out *n* shift (Fig. a) St = 1 for only one clock time.
 - If St remains 1 until the shifting is completed, then a stop state is required. (Fig. b)



Multiplier

- Add shift add shift add....
- Check the right most bit of the multiplier.
 1=> add + shift, 0=> shift.



Multiplier Diagram

- Product register [3:0] = multiplier
- Load: ACC = 00000::multiplier
- Sh: shift ACC 1 bit right.
- St: start signal, start operation.
- M bit: M = 1, add + shift. M = 0, shift.



Multiplier Control

- M/Ad: If M = 1 then Ad = 1, the rest of outputs is 0.
- How many clocks are required for a multiplication?



Multiplier Control

- Multiplication for a large number of bits
- User a counter. When n-1 shifts have occurred, K = 1. Then go to S3 for completion (last shift also).



Division

- Division = subtraction and shift
- 8-bit dividend by a 4-bit divisor to get a 4bit quotient
- Use a 9-bit dividend register for shifting the dividend left.
- Store quotient bit by bit into the dividend register when shifting left.

divisor 1101	1010 quotient 10000111 dividend
	0111
$(135 \div 13 = 10 \text{ with})$	0000
a remainder of 5)	1111
	1101
	0101
	0000
	0101 remainder

Binary Division

- Use a 9-bit dividend register for shifting the dividend left.
- Store quotient bit by bit into the dividend register when shifting left.



Binary Division

- Use a 9-bit dividend register for shifting the dividend left.
- Store quotient bit by bit into the dividend register when shifting left. 135



Use a 9-bit dividend register for shifting the dividend left.



- In this example, if Q > 15, then overflow occurs.
- If initially $X_8X_7X_6X_5X_4 >= Y_3Y_2Y_1Y_0$, then the quotient will be greater than 15 and overflow occurs.
- Shift signal: Sh
 - Shift the dividend one place to the left on the next rising clock edge.
- Subtract signal:Su
 - Use a subtracter to compute $X_8X_7X_6X_5X_4$ $Y_3Y_2Y_1Y_0$ (this is combinational circuit).
 - Su loads the subtracter output into $X_8X_7X_6X_5X_4$ and sets the quotient bit to 1 on the next rising edge.

- Sh: shift the dividend register 1 bit left.
- Su: load X_8 to X_4 for the result of subtraction, (Ld). Set X_0 to 1.



- C: if divisor > X₈ to X₄, C=0. No subtraction, generate shift. Sh=1.
- Otherwise C =1, subtract signal is generated (Su =1), Q bit is set to 1.



 St: start signal. St =1, load 8-bit dividend and 4-bit divisor into registers. If C = 1 at this moment, this is overflow. Set V flag.



• St: start signal. St =1, load 8-bit dividend and 4-bit divisor into registers. If C = 1 at this moment, this is overflow. Set V flag.

• After C=1 (do sub), then C will always be 0.



• One-hot assignment



• Complete circuit

