


# Lecture 11-1 FPGA

- We have finished combinational circuits, and learned registers. Now are ready to see the inside of an FPGA.

# Complex Programming Logic Devices

- Xilinx XCR3064XL CPLD
  - Function block (16 macrocells)= PLA
  - Macrocell = a flip flop + multiplexers
  - IA routes signals

**FIGURE 9-34** Architecture of Xilinx XCR3064XL CPLD (Figure based on figures and text owned by Xilinx, Inc., Courtesy of Xilinx, Inc. © Xilinx, Inc. 1999–2003. All rights reserved.)




# Function Block and MC

- Signal from PLA -> macrocell -> I/O pin
- Use CAD tool to fit the design into the PLD.

**FIGURE 9-35**  
CPLD Function  
Block and Macrocell  
(A Simplified  
Version of  
XCR3064XL)


© Cengage Learning 2014



# Field Programmable Gate Arrays (FPGA)

- Logic cell: configurable logic blocks (CLBs)
- Input/Output blocks (I/O blocks)

**FIGURE 9-36**  
Layout of a Typical  
FPGA  
© Cengage Learning 2014




# Configurable Logic Block

- Inside a CLB: function generators (LUT), FFs, and MUXs
- LUT: lookup table (truth table) is a reprogrammable ROM (16 1-bit words)


**FIGURE 9-37**  
Simplified  
Configurable  
Logic Block (CLB)

© Cengage Learning 2014



# A Lookup Table (LUT)

- If we want  $F = abc$  (one minterm)
  - $1110$  (and  $F=1$ ) +  $1111$  (and  $F=1$ )
- Or if we want  $F = a'b'c'd' + a'b'cd' + \dots abcd$ . (15 minterms)
- Require a single function generator. Program the LUT table to get what we want.



# Application of Shannon's Expansion Theorem


- What if # of variables > 4 variables

$$\begin{aligned}
 f(x_1, x_2, \dots, x_n) &= x_i' f(x_1, x_2, \dots, x_{i-1}, 0, x_{i+1}, \dots, x_n) + \\
 &\quad x_i f(x_1, x_2, \dots, x_{i-1}, 1, x_{i+1}, \dots, x_n) \\
 &= x_i' f_0 + x_i f_1
 \end{aligned}$$

$$f(a, b, c, d, e) = a' f(0, b, c, d, e) + a f(1, b, c, d, e)$$

Let  $a = 0$ , what lefts are terms with  $b, c, d, e$

**FIGURE 9-40**  
Realization of 5- and 6-Variable Functions with Function Generators  
© Cengage Learning 2014



$$2\text{-}1 \text{ MUX } F = a'I_1 + a I_2$$

(a) 5-variable function

(b) 6-variable function

# Shannon's Expansion Theorem: a majority function

$$f = x_1x_2 + x_1x_3 + x_2x_3$$

$$= \sim x_1(x_2x_3) + x_1(x_2+x_3+x_2x_3); // \text{let } x_1 = 0 \text{ for } f, \text{ and let } x_1 = 1 \text{ for } f$$



$$= \sim x_1(x_2x_3) + x_1(x_2+x_3)$$

**What is the circuit using a 2-1 MUX for  $x_1$  ?**



# Shannon's Expansion Theorem: XOR

- Ex:  $f = x_1 \oplus x_2 \oplus x_3$   
 $= \sim x_1(0 \oplus x_2 \oplus x_3) + x_1(1 \oplus x_2 \oplus x_3)$   
 $= \sim x_1(x_2 \oplus x_3) + x_1 \sim(x_2 \oplus x_3)$



| $x_1$ | $x_2$ | $x_3$ | $f$ |
|-------|-------|-------|-----|
| 0     | 0     | 0     | 0   |
| 0     | 0     | 1     | 1   |
| 0     | 1     | 0     | 1   |
| 0     | 1     | 1     | 0   |
| 1     | 0     | 0     | 1   |
| 1     | 0     | 1     | 0   |
| 1     | 1     | 0     | 0   |
| 1     | 1     | 1     | 1   |

The first four rows of the truth table are grouped by a cyan bracket and labeled  $x_2 \oplus x_3$ . The last four rows are grouped by a cyan bracket and labeled  $\overline{x_2 \oplus x_3}$ . A blue box highlights the first four rows, and a blue arrow points from this box to the first XOR gate in the circuit diagram above.

# Shannon's expansion for more than two variables

$$\begin{aligned} f(x_1, x_2, \dots, x_n) \\ &= x_i' f(x_1, x_2, \dots, x_{i-1}, 0, x_{i+1}, \dots, x_n) + x_i f(x_1, x_2, \dots, x_{i-1}, 1, x_{i+1}, \dots, x_n) \\ &= x_i' f_0 + x_i f_1 \end{aligned}$$

Say for  $x_1$  and  $x_2$ ;

$$\begin{aligned} f(x_1, x_2, \dots, x_n) \\ &= x_1' x_2' f(0, 0, x_3, \dots, x_n) + x_1' x_2 f(0, 1, x_3, \dots, x_n) + x_1 x_2' f(1, 0, x_3, \dots, x_n) + x_1 x_2 f(1, 1, x_3, \dots, x_n) \end{aligned}$$

This expansion can be implemented by a 4-to-1 multiplexer where  $x_1$  and  $x_2$  are the selection signals.