

Laboratory 9 有限狀態機之實作與文字型LCD之應用

- ▶有限狀態機是由一組狀態、一個起始狀態、 輸入、將輸入與現在狀態轉換為下一個狀態 的轉換函數所組成。
- ▶在現實中,有許多事情可以用有限個狀態來表達,如:紅綠燈、自動販賣機... 等等。
- ▶在資訊領域中,很多事情都是由有限的狀態 所組成,再由於不同的輸入而衍生出近乎無 限的變化。下面將以兩個例子來說明有限狀 態機。

▶紅綠燈:從一開始綠燈,經過一段時間後,將變為黃燈,再隔一會兒,就會變成紅燈,如此不斷反覆。其狀態圖如下:



- ▶自動販賣機販只賣兩類商品,一類售價20 元,另一類售價50元。
- ▶假設該販賣機只能辨識10元及50元硬幣。
- ▶一開始機器處於"請投錢"的狀態,當投入 10元時,機器會進入"錢不足"的狀態,直 到投入的金額大於20元為止。
- ▶如果有投入50元,則可以選擇所有的產品, 否則就只能選擇20元的產品。
- ▶完成選擇後,將會賣出商品並且找回剩餘的零錢,隨後,機器又將返回初始的狀態。其狀態圖如下。



初始狀態:

開始:請投錢

輸入:

- 1. 10元
- 2. 50元
- 3. 選擇商品


輸出:

- 1. 50元商品
- 2. 20元商品
- 3. 找零錢

Review: Blocking and non-blocking


Blocking

```
always @(posedge clk)
begin
b = a;
c = b;
end
```



Non-blocking

```
always @(posedge clock)
 begin
    b <= a;
    c <= b;
end</pre>
```



Moore Machine

- ➤Moore 有限狀態機的輸出只與當前狀態有關,與當下的輸入信號無關。
- ➤EX:紅綠燈

Mealy Machine


- ➤ Mealy 有限狀態機的輸出不只與當前狀態 有關,且與當下的輸入信號有關。
- ➤EX:自動販賣機
- ◆因為Mealy比較複雜,本實習只介紹 moore machine。

Moore model



Mealy model





Finite State Machine : Good coding style

```
Reset, In_Data, Out_Data);
input Clk, Reset, In Data;
output [1:0] Out Data;
reg [1:0] Out Data:
reg [1:0] State, NextState;
parameter S0=2'b00, S1=2'b01
          S2=2'b10, S3=2'b11;
always @(posedge Clk or
          posedge Reset)
begin
 if(Reset)
   State = S0:
 else
  State = NextState;
end
 State register (flip-flops)
```

module moore good(Clk,

```
always @(In Data or State)
begin
 case(State)
  S0: begin
       if(In Data == 1)
         NextState = S2:
       else
         NextState = S0;
      end
  S1:begin
       if(In Data == 1)
         NextState = S2;
       else
         NextState = S0;
      end
  S2: begin
        if(In Data == 1)
         NextState = S3:
        else
         NextState = S2:
      end
```

```
always @(State)
begin
case(State)
S0:Out_Data = 0;
S1:Out_Data = 1;
S2:Out_Data = 1;
S3:Out_Data = 0;
endcase
end
output logic
```

Finite State Machine: Example(1)

```
timescale 1ns/10ps
module moore (Qout, clk, rst, Din);
output Qout;
input clk, rst, Din;
parameter [1:0] S0=2'b00, S1=2'b01, S2=2'b10, S3=2'b11;
reg Qout;
reg [1:0] CS, NS; // CS: current state; NS: next state
always @ (posedge clk or posedge rst)
begin
if (rst==1'b1) CS=S0;
else CS = NS;
end
```

Finite State Machine: Example(2)

```
always @ (CS or Din)
begin
case (CS)
 S0: begin
        Qout=1'b0;
        if (Din==1'b0) NS=S0;
        else NS = S2;
      end
 S1: begin
        Qout=1'b1;
        if (Din==1'b0) NS=S0;
        else NS = S2;
     end
```


Finite State Machine: Example(3)

```
S2: begin

// fill the rest of the code
end
S3: begin


// fill the rest of the code
end
end
end
endcase
end // always(cs or din)
endmodule
```

MUX : Gate level



```
module mux2x1(f, s ,s_bar, a, b);
  output f;
  input s, s_bar;
  input a, b;
  wire nand1_out, nand2_out;
 // boolean function
  nand(nand1_out, s_bar, a);
  nand(nand2_out, s, b);
  nand(f, nand1_out, nand2_out);
endmodule
```

MUX: Behavior




Practice

- ◆ 利用狀態機寫出紅綠燈控制器,包含一個啟動按鈕(set),按下 按鈕時紅綠燈會從綠燈轉為黃燈,紅燈,再轉回綠燈,另有一 初始化按鈕(reset)會將紅綠燈初始到綠燈的狀態
- ◆ 新增以下兩個verilog檔
 - Clock_div.v
 - ➤ Lab9_1.v
- ◆ 使用VeriInstrument燒錄至FPGA,在虛擬儀表板上產生2 switch與三個LED燈

輸入:

Practice

- 1. Set
- 2. Reset



紅綠燈控制器的狀態機

輸出:

- 1. Green
- 2. Yellow
- 3. Red

紅綠燈控制器的狀態圖

clock_div.v

```
module clock_div(clock, clock_4Hz);
           input clock;
            output clock_4Hz;
           reg [39:0] count_4Hz;
            reg clock_4Hz;
            always@(posedge clock)
            begin
                        if(count_4Hz<40'd50000000)
                                    count 4Hz <= count 4Hz + 20'd1;
                        else
                                    count_4Hz <= 20'd1;
            end
            always@(posedge clock)
            begin
                        if(count_4Hz <= 40'd25000000)
                                    clock_4Hz <= 1'd1;
                        else
                                    clock_4Hz <= 1'd0;
            end
```

endmodule

lab9_1.v

```
module lab9_1(clock, reset, set, green, yellow, red);
    input
             clock;
    input
             reset;
    input
              set;
    output
             green;
             yellow;
    output
    output red;
    reg [1:0]
                  state, next state;
                  green, yellow, red;
    reg
    reg [4:0]
                  count;
                  reset count;
    reg
    clock_div
                  clock div(
                       .clock(clock),
                       .clock_4Hz(clock_4Hz)
                       );
    always@(posedge clock_4Hz)
```

<= next_state;

state

lab9_1.v

```
always@(state or reset or set or count)
begin
    if(reset == 1'b1)
    begin
         next_state = 2'd0;
    end
    else
    begin
         case(state)
         2'd0:
              if(set == 1'b1)
                   next_state=2'd1;
              else
                   next state=2'd0;
```


```
2'd1:
              if( count==5'd4 )
                   next_state=2'd2;
              else
                   next_state=2'd1;
         2'd2:
              if( count==5'd8 )
                   next_state=2'd0;
              else
                   next_state=2'd2;
         default:
              next state = 2'd0;
         endcase
    end
end
```

```
always@(state)
begin
    case(state)
    2'd0:
             begin
                      =1'b1;
             green
                      =1'b0;
             yellow
             red
                      =1'b0;
             end
    2'd1:
             begin
             green
                      =1'b0;
             yellow
                      =1'b1;
                      =1'b0;
             red
             end
    2'd2:
             begin
                      =1'b0;
             green
             yellow
                      =1'b0:
             red
                      =1'b1;
             end
    default:begin
                      =1'b0;
             green
             yellow
                      =1'b0;
                      =1'b0;
             red
             end
      endcase
 end
```

lab9_1.v

```
always@(posedge clock_4Hz)
    begin
         if(state!=next_state)
             reset_count <= 1'b1;
         else
             reset_count <= 1'b0;
    end
    //計數器
    always@(posedge clock_4Hz or posedge reset_count)
         if(reset count == 1'b1)
             count <= 5'd0;
        else
             count \le count + 5'd1;
endmodule
```

Result



Practice 2

- ◆ 利用虛擬儀表版上的文字形LCD顯示模組逐字顯示一段字元, 需使用一按鈕代表Reset,能清空LCD螢幕並初始化系統
- ◆ 新增以下兩個verilog檔
 - ➤ Clock_div.v(沿用Lab9_1)
 - ➤ Lab9_2.v
- ◆ 使用VeriInstrument燒錄至FPGA,在虛擬儀表板上產生1個 switch與1個文字形LCD顯示模組

Practice 2

接腳編號	訊號名稱	功能說明				
1~8	DB0~DB7	資料匯流排(Data Bus)				
9	RS	暂存器選擇訊號:	0:選擇指令暫存器(Write)			
			1:選擇資料暫存器(Write)			
10	R/W	讀寫信號線:	0:寫入(Write)			
			1:無作用			
11	EN	資料致能(Enable)訊號:				
		1->0:由High變Low	r時寫入資料才能有效轉移			
12	RST	重置訊號 1:將LCI) 畫面清空			

LCD 的輸入接腳功能表

```
module lab9 2(clock, reset, lcd db, lcd rs, lcd rw, lcd en, lcd rst);
                                                                 // LCD的輸出的字元訊號(用counter控制)
                                                                 always @(count)
    input
                      clock;
                                                                 begin
    input
                      reset;
                                                                     case(count[4:0])
                                                                     'h0 : lcd db = 'h0A;
                                                                                            // *
    output [7:0]
                      lcd db;
                                                                                            // *
                                                                     'h1: lcd db = 'h0A;
    output
                      lcd rs;
                                                                     'h2 : lcd db = 'h00;
                                                                                            // space
    output
                      lcd rw;
                                                                     h3 : lcd db = h37;
                                                                                            // W
    output
                      lcd en;
                                                                     'h4 : lcd db = 'h45;
                                                                                            // e
    output
                      lcd rst;
                                                                     'h5 : lcd db = 'h4C;
                                                                                            // 1
                                                                     'h6 : lcd db = 'h43;
                                                                                            // c
            [4:0]
    reg
                      count;
                                                                     'h7 : lcd db = 'h4F;
                                                                                            // o
            [7:0]
                      lcd db;
    reg
                                                                     h8 : lcd db = h4D;
                                                                                            // m
                                                                     'h9 : lcd db = 'h45;
                                                                                            // e
    //請加入一除頻電路clock_div模組,並修改之
                                                                     'hA : lcd db = 'h00;
                                                                                            // space
                                                                     'hB: lcd db = 'h34; // T
    assign
             lcd rst = reset;
                                                                     'hC : lcd db = 'h4F; //o
             lcd rs
    assign
                      = 1'b1;
                                                                     'hD : lcd db = 'h00;
                                                                                            // space
             lcd rw = 1'b0;
    assign
                                                                     'hE : lcd db = 'h0A; // *
    assign
             lcd en = clock 2Hz;
                                                                     'hF : lcd db = 'h0A; //*
    always @(posedge clock 2Hz)
    begin
        if(reset)
             count <= 5'd0;
        else
                                                                                                            25
             count <= count+5'd1;
    end
```

```
'h10 : lcd db = 'h2C; // L
        'h11 : lcd_db = 'h4F; // o
        'h12 : lcd_db = 'h47; // g
        'h13 : lcd_db = 'h49; // i
        'h14 : lcd db = 'h43; // c
        'h15 : lcd_db = 'h2C; // L
        'h16 : lcd db = 'h41; // a
        'h17 : lcd db = 'h42; // b
        'h18 : lcd_db = 'h00; // space
        'h19: lcd_db = 'h1D; // =
        'h1A : lcd_db = 'h0E; //.
        'h1B : lcd_db = 'h1D; // =
        'h1C : lcd_db = 'h0B; // +
        'h1D: lcd db = 'h00; // space
        'h1E : lcd_db = 'h00; // space
        default : lcd db = 'h00;
        endcase
    end
endmodule
```

代碼	字型	代碼	字型	代碼	字型	代碼	字型	代碼	字型
0x00	空白	0x01	!	0x02		0x03	#	0x04	\$
0x05	%	0x06	&	0x07	٠	0x08	(0x09)
0x0A	*	0x0B	+	0x0C	,	0x0D	-	0x0E	
0x0F	/	0x10	0	0x11	1	0x12	2	0x13	3
0x14	4	0x15	5	0x16	6	0x17	7	0x18	8
0x19	9	0x1A	:	0x1B	;	0x1C	<	0x1D	=
0x1E	>	0x1F	?	0x20	@	0x21	A	0x22	В
0x23	C	0x24	D	0x25	Е	0x26	F	0x27	G
0x28	Н	0x29	I	0x2A	J	0x2B	K	0x2C	L
0x2D	M	0x2E	N	0x2F	О	0x30	P	0x31	Q
0x32	R	0x33	S	0x34	T	0x35	U	0x36	V
0x37	W	0x38	X	0x39	Y	0x3A	Z	0x3B	[
0x3C	\	0x3D]	0x3E	^	0x3F	_	0x40	`
0x41	a	0x42	b	0x43	c	0x44	d	0x45	e
0x46	f	0x47	g	0x48	h	0x49	i	0x4A	j
0x4B	k	0x4C	1	0x4D	m	0x4E	n	0x4F	0
0x50	p	0x51	q	0x52	r	0x53	s	0x54	t
0x55	u	0x56	v	0x57	w	0x58	X	0x59	y
0x5A	z	0x5B	{	0x5C		0x5D	}	0x5E	~
0x5F		0x5F至	0xFF	爲空白					

Ascii 編碼對照表

挑戰題

- ◆ 修改Lab9_2,改為使用按鈕控制LCD 文字顯示,每按一次就 切換顯示文字
- ◆ 新增以下兩個verilog檔
 - > one_shot.v
 - ➤ Lab9_3.v

One_shot.v

```
module one_shot(clock, din, dout);
            input clock;
            input din
            output dout;
            reg [1:0] ss;
            assign dout = ss[0];
            always@(posedge clock)
            begin
                         case(ss)
                         2'b00: begin
                                     if(din)
                                                  ss <=2'b01;
                         end
                        2'b01: begin
                                     ss<=2'b10;
                         end
                         2'b10: begin
                                     if(~din)
                                                  ss<=2'b00;
                         end
                         default:
                                     ss <= 2'b00;
                         endcase
            end
```

Lab9_3.v