



- I. Architecture diagram
- II. Execution flow
- III. Describe your intelligent data fetcher design
- IV. Describe your SRAM system design.
- V. (1) Describe your PE design  
(2) How to allocate to PE when kernel size is 3x3 and 5x5  
(3) PE utilization
- VI. How to improve your design?
- VII. Reference