計算機架構與系統實驗室

Computer Architecture and System Laboratory

使用者工具

網站工具


member:jay

差異處

這裏顯示兩個版本的差異處。

連向這個比對檢視

Both sides previous revision 前次修改
最後一次修改 Both sides next revision
member:jay [2015/05/22 15:59]
jay 還原成舊版 (2014/11/25 15:26)
member:jay [2016/07/20 02:24]
jay [◎ Conference Paper]
行 20: 行 20:
  
 ==== ◎ Conference Paper ==== ==== ◎ Conference Paper ====
 +  -  Yun-Chi Huang, Kuan-Chieh Hsu, Wan-shan Hsieh, __Chen-Chieh Wang__, Chia-Han Lu, and Chung-Ho Chen, \\ **{{research:caslab_2016_cnf_01.pdf|Dynamic SIMD Re-convergence with Paired-Path Comparison }}**, \\ in the 2016 //IEEE International Symposium on Circuits and Systems (ISCAS)//, \\ May 23-25, 2016, Montreal, Canada. \\ \\
   -  __Chen-Chieh Wang__, Sheng-Hsin Lo, Yao-Ning Liu, and Chung-Ho Chen,\\ **{{research:caslab_2012_cnf_02.pdf|NetVP: A System-Level NETwork Virtual Platform for Network Accelerator Development}}**,\\ in the //IEEE International Symposium on Circuits and Systems (ISCAS)//,\\ May 20-23, 2012, Seoul, Korea.\\ \\    -  __Chen-Chieh Wang__, Sheng-Hsin Lo, Yao-Ning Liu, and Chung-Ho Chen,\\ **{{research:caslab_2012_cnf_02.pdf|NetVP: A System-Level NETwork Virtual Platform for Network Accelerator Development}}**,\\ in the //IEEE International Symposium on Circuits and Systems (ISCAS)//,\\ May 20-23, 2012, Seoul, Korea.\\ \\ 
   - __Chen-Chieh Wang__ and Chung-Ho Chen,\\ **An Optimized Cryptographic Processing Unit for IPsec Processors**,\\ in the //26th International Technical Conference on Circuits/Systems, Computers and Communications (ITC-CSCC)//, June 19-22, 2011, Gyeongju, Korea.\\ \\    - __Chen-Chieh Wang__ and Chung-Ho Chen,\\ **An Optimized Cryptographic Processing Unit for IPsec Processors**,\\ in the //26th International Technical Conference on Circuits/Systems, Computers and Communications (ITC-CSCC)//, June 19-22, 2011, Gyeongju, Korea.\\ \\ 
member/jay.txt · 上一次變更: 2017/10/22 15:55 由 jay